

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-261337

(43)Date of publication of application : 16.09.1994

(51)Int.Cl.

H04N 9/78

(21)Application number : 05-044213

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 05.03.1993


(72)Inventor : OGAWA YOSHIHIKO

## (54) DIGITAL SIGNAL PROCESSING CIRCUIT AND INTER-FRAME ARITHMETIC CIRCUIT

### (57)Abstract:

**PURPOSE:** To reduce the storage capacity of a memory for obtaining a frame delay signal by storing a digital signal whose lower bit is eliminated.

**CONSTITUTION:** A decoding television signal converted into the digital signal is supplied to a bit elimination circuit 32 and an adder 34 through an input terminal 31. The bit elimination circuit 32 eliminates the lowest bit of a signal quantized by eight quantization bits, for example, and outputs highest seven bits to a frame memory 33. The frame memory 33 delays the decoding television signal of seven bits by one frame period and outputs it to an adder 34. The adder 34 adds the signal of eight bits at present time, which is inputted from the input terminal 31, with the output of the frame memory 33 being the signal of highest seven bits, which is prior by one frame period, by corresponding bits, and outputs an obtained two-fold Y signal to a coefficient unit 35. The coefficient unit 35 decreases the Y signal inputted from the adder 34 by 1/2, and outputs it to a mixer through an output terminal 36 as a still picture Y signal.



JAPANESE

[JP,06-261337,A]

---

CLAIMS DETAILED DESCRIPTION TECHNICAL FIELD PRIOR ART EFFECT OF THE  
INVENTION TECHNICAL PROBLEM MEANS OPERATION EXAMPLE DESCRIPTION OF  
DRAWINGS DRAWINGS

---

[Translation done.]

\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

CLAIMS

---

[Claim(s)]

[Claim 1]A digital signal processing circuit comprising:

An input edge into which a digital signal of quantifying bit number  $M$  ( $M > 1$ ) is inputted.

A memory measure in which predetermined carries out period memory except for at least 1 bit belonging to the low rank side of said digital signal.

A calculating means adding said digital signal and an output of said memory measure (or subtraction).

[Claim 2]An inter-frame arithmetic circuit comprising:

An input edge into which a television signal is inputted.

An A/D converter which changes said television signal into a digital signal by quantifying bit number  $M$  ( $M > 1$ ), and outputs a digital television signal.

A memory measure in which predetermined carries out period memory except for 1 bit of said digital television signal which belongs to the low rank side at least.

A calculating means adding said digital television signal and an output of said memory measure (or subtraction).

[Claim 3]The inter-frame arithmetic circuit according to claim 2, wherein predetermined carries out period memory of said memory measure only except for a least significant bit.

[Claim 4]The inter-frame arithmetic circuit according to claim 2 or 3, wherein an integral multiple of one horizontal scanning period or 1 field period carries out period memory of said memory measure.

---

[Translation done.]

\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Industrial Application]This invention relates to the digital signal processing circuit and inter-frame arithmetic circuit which subtract and add the predetermined digital signal which carried out period delay, and the digital signal before delay.

[0002]

[Description of the Prior Art]In recent years, the television receiver which changes a television signal into a digital signal and performs digital signal processing is developed. Thus, by changing a television signal into a digital signal and carrying out digital signal processing, three-dimensional Y/C separation using a digital memory can be performed, and highly precise Y/C separation characteristics can be acquired. Such an example of the conventional digital Y/C part \*\*\*\*\* is explained below, referring to drawing 3 from drawing 2.

[0003]Drawing 2 is a figure showing the composition of the conventional digital Y/C part \*\*\*\*\*. In drawing 2, a decoding television signal is supplied to A/D converter 2 via the input edge 1. A/D converter 2 changes the inputted decoding television signal into a digital signal, and outputs it to the inter-frame Y/C eliminator 3, the Y/C eliminator 4 in the field, the motion detector 5, and the subtractor 7.

[0004]By carrying out frame addition with the decoding television signal before [ one ] having memorized inside, the inter-frame Y/C eliminator 3 extracts the static picture Y signal which is a Y signal used at the time of a static picture, and outputs it to the mixer 6. By adding with the decoding television signal of around one line memorized inside, the Y/C eliminator 4 in the field extracts the animation Y signal which is a Y signal used at the time of an animation, and outputs it to the mixer 6. By the method currently generally performed conventionally, the motion detector 5 detects a motion of the inputted decoding television signal, and outputs the motion detection signal according to this motion to the mixer 6.

[0005]The mixer 6 mixes the animation Y signal and static picture Y signal which were inputted by the ratio according to a motion detection signal, and outputs this mixed Y signal to the subtractor 7 and D/A converter 10 as a Y signal which carried out three-dimensional Y/C separation. This mixer 6 makes the ratio of an animation high, when it is shown that a motion of a decoding television signal is large, and when a small thing is shown, it makes the ratio of a static picture high.

[0006]The subtractor 7 subtracts the Y signal which is an output of the mixer 6 and which carried out three-dimensional Y/C separation from the digitized decoding television signal, and outputs it to the color demodulation circuit 8 as a C signal which carried out three-dimensional Y/C separation. The color demodulation circuit 8 restores to inputted C signal, and outputs it to D/A converter 9. D/A converter 9 changes into an analog signal this C signal to which it restored, and outputs it to the outgoing end 11. D/A converter 10 changes into an analog signal the Y signal which is an output signal of the mixer 6 and which carried out three-dimensional Y/C separation, and outputs it to the

outgoing end 12.

[0007]Next, the inter-frame Y/C eliminator 3 of drawing 2 is explained still in detail using drawing 3. In drawing 3, the output of A/D converter 2 is supplied to the frame memory 22 and the adding machine 23 via the input edge 21. The frame memory 22 is a memory which can memorize the decoding television signal by which it was digital-signal-ized for one frame, delays one frame period of inputted decoding television signals, and outputs them to the adding machine 23. The adding machine 23 outputs the Y signal of the twice as many size obtained by adding the output of the frame memory 22 which are the decoding television signal at present inputted from the input edge 21, and a decoding television signal in front of 1 frame period as this to the coefficient unit 24. The coefficient unit 24 doubles 1/2 of Y signals of a twice as many size as this inputted from the adding machine 23, and outputs them to the mixer 6 via the outgoing end 25 as a static picture Y signal.

[0008]The capacity of this frame memory 22 will be 525 line x910 pixel x8 bit =3,822,000 bit, when the quantized bit of the digital signal outputted from A/D converter 2 is 8 bits. about [ thus, ] -- since the memory of 4M bit was needed, there was a problem that circuit structure will become large.

[0009]

[Problem to be solved by the invention]Thus, in the conventional three-dimensional Y/C separation circuits, in order to acquire a frame delay signal, at least about four M a bit of a memory was needed, and there was a problem that circuit structure will become large. This invention removes the fault of the above conventional technologies, and it aims at reducing the memories for acquiring a frame delay signal.

[0010]

[Means for solving problem]In this invention in order to attain the above-mentioned purpose, The input edge into which the digital signal of quantifying bit number M ( $M > 1$ ) is inputted, The digital signal processing circuit having a calculating means adding the output of the predetermined memory measure which carries out period memory, said digital signal, and said memory measure (or subtraction) except for at least 1 bit belonging to the low rank side of said digital signal is provided.

[0011]The input edge into which a television signal is inputted and the A/D converter which changes said television signal into a digital signal by quantifying bit number M ( $M > 1$ ), and outputs a digital television signal, The inter-frame arithmetic circuit having a calculating means adding the output of the predetermined memory measure which carries out period memory, said digital television signal, and said memory measure (or subtraction) except for 1 bit of said digital television signal which belongs to the low rank side at least is provided. Said memory measure provides said inter-frame arithmetic circuit characterized by the predetermined thing to do for period memory only except for a least significant bit. Said memory measure provides said inter-frame arithmetic circuit characterized by the thing of the integral multiple of one horizontal scanning period or 1 field period to do for period memory.

[0012]

[Function]In what was constituted in this way, the digital signal of quantifying bit number M ( $M > 1$ ) is inputted into an input edge. a memory measure removes 1 bit of said digital signal which belongs to the low rank side at least -- predetermined period memory -- it carries out. Since a calculating means adds and outputs the digital signal and the output of a memory measure which were supplied to the input edge, the storage capacity of a memory measure is reducible.

[0013]In what was constituted in this way, a television signal is inputted into an input edge and this television signal is changed into a digital television signal by the A/D converter. This digital television signal is memorized except for 1 bit which belongs to the low rank side at least by a memory measure. As for the output of this memory measure, and the output of an A/D converter, the operation of addition or subtraction is performed by the calculating means.

[0014]

[Working example]Hereafter, the working example of this invention is described in detail with

reference to drawing 1 and drawing 2. The composition of the three-dimensional Y/C separation circuits of this working example is the same as drawing 2.

[0015]Drawing 1 is a figure showing the composition which used the digital signal processing circuit concerning one working example of this invention for the inter-frame Y/C separation circuits 3 of drawing 2. It is explained that the quantized bit of this decoding television signal by which digital conversion was carried out is 8 bits.

[0016]In drawing 1, the decoding television signal changed into the digital signal is supplied to the bit cutback circuit 32 and the adding machine 34 via the input edge 31. The bit cutback circuit 32 deletes the least significant bit of the signal quantized by 8 bits of quantized bits, and outputs top 7 bits to the frame memory 33. The frame memory 33 delays one frame period of 7-bit decoding television signals, and outputs them to the adding machine 34. The adding machine 34 outputs the Y signal of the twice [ about ] as many size obtained by adding the output of the frame memory 33 which are the 8 bits decoding television signal at present inputted from the input edge 31, and top 7-bit decoding television signal in front of 1 frame period in corresponding bits as this to the coefficient unit 35. The coefficient unit 35 doubles 1/of Y signals of a twice [ about ] as many size as this inputted from the adding machine 34, and outputs them to the mixer 6 via the outgoing end 36 as a static picture Y signal.

[0017]Since least significant bits are reduced, the error of only the part of a least significant bit has produced the output of the frame memory 33 of this working example at the maximum. However, since frame addition is performing 8 bits and addition containing a least significant bit, the error turns into an error of the half of a least significant bit. Since there will almost be no influence in image quality if it is an error of this level, it is satisfactory.

[0018]Since the bit outputted from the bit cutback circuit 32 is top 7 bits, the capacity of this frame memory 33 will be 525 line x910 pixel x7 bit = 3,344,250 bit, and can be reduced to seven eighths. Thereby, degradation of image quality can make circuit structure of a memory there be nothing small.

[0019]In this working example, although the bit cutback circuit 32 reduced only least significant bits, if image quality may deteriorate for a while, it may reduce not only a least significant bit but both least significant bits and the bits of this one higher rank, and also may reduce it.

[0020]Although applied to the inter-frame Y/C eliminator 3 in this working example, it may apply to the memory which memorizes the decoding television signal of around one line in the Y/C eliminator 4 in the field. Although used for the Y/C eliminator in this working example, it may use for the noise rejection machine which performs addition and subtraction with the signal predetermined [ , such as inter-frame, ] which carried out period delay.

[0021]

[Effect of the Invention]The digital signal which deleted the lower bit of the digital signal in this invention according to invention.

Therefore, it is \*\*\*\*\* about the capacity of the memory used for delay since it is carrying out.

---

[Translation done.]

\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

EXAMPLE

[Working example] Hereafter, the working example of this invention is described in detail with reference to drawing 1 and drawing 2. The composition of the three-dimensional Y/C separation circuits of this working example is the same as drawing 2.

[0015] Drawing 1 is a figure showing the composition which used the digital signal processing circuit concerning one working example of this invention for the inter-frame Y/C separation circuits 3 of drawing 2. It is explained that the quantized bit of this decoding television signal by which digital conversion was carried out is 8 bits.

[0016] In drawing 1, the decoding television signal changed into the digital signal is supplied to the bit cutback circuit 32 and the adding machine 34 via the input edge 31. The bit cutback circuit 32 deletes the least significant bit of the signal quantized by 8 bits of quantized bits, and outputs top 7 bits to the frame memory 33. The frame memory 33 delays one frame period of 7-bit decoding television signals, and outputs them to the adding machine 34. The adding machine 34 outputs the Y signal of the twice [ about ] as many size obtained by adding the output of the frame memory 33 which are the 8 bits decoding television signal at present inputted from the input edge 31, and top 7-bit decoding television signal in front of 1 frame period in corresponding bits as this to the coefficient unit 35. The coefficient unit 35 doubles 1/of Y signals of a twice [ about ] as many size as this inputted from the adding machine 34, and outputs them to the mixer 6 via the outgoing end 36 as a static picture Y signal.

[0017] Since least significant bits are reduced, the error of only the part of a least significant bit has produced the output of the frame memory 33 of this working example at the maximum. However, since frame addition is performing 8 bits and addition containing a least significant bit, the error turns into an error of the half of a least significant bit. Since there will almost be no influence in image quality if it is an error of this level, it is satisfactory.

[0018] Since the bit outputted from the bit cutback circuit 32 is top 7 bits, the capacity of this frame memory 33 will be 525 line x 910 pixel x 7 bit = 3,344,250 bit, and can be reduced to seven eighths. Thereby, degradation of image quality can make circuit structure of a memory there be nothing small.

[0019] In this working example, although the bit cutback circuit 32 reduced only least significant bits, if image quality may deteriorate for a while, it may reduce not only a least significant bit but both least significant bits and the bits of this one higher rank, and also may reduce it.

[0020] Although applied to the inter-frame Y/C eliminator 3 in this working example, it may apply to the memory which memorizes the decoding television signal of around one line in the Y/C eliminator 4 in the field. Although used for the Y/C eliminator in this working example, it may use for the noise rejection machine which performs addition and subtraction with the signal predetermined [ , such as inter-frame, ] which carried out period delay.

---

[Translation done.]



**\* NOTICES \***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

[Brief Description of the Drawings]

[Drawing 1]It is a figure showing the composition of one working example of the digital signal processing circuit concerning this invention.

[Drawing 2]It is a figure showing the composition of the digital Y/C separation circuits concerning the former and this invention.

[Drawing 3]It is a figure showing the composition of the conventional inter-frame Y/C separation eliminator.

[Explanations of letters or numerals]

31 [ — An adding machine, 35 / — A coefficient unit, 36 / — Outgoing end. ] — An input edge, 32 — A bit cutback circuit, 33 — A frame memory, 34

---

[Translation done.]

\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.


- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---


DRAWINGS

---


[Drawing 1]



[Drawing 3]



[Drawing 2]



[Translation done.]

(19)日本国特許庁(J P)

(12) 公 開 特 許 公 報 (A)

(11)特許出願公開番号

特開平6-261337

(43)公開日 平成 6 年(1994) 9 月16日

(51)Int.Cl.<sup>4</sup>  
H 0 4 N 9/78

識別記号 庁内整理番号  
A 8626-5C

F I

技術表示箇所

審査請求 未請求 請求項の数4 O L (全 5 頁)

(21)出願番号 特願平5-44213

(22)出願日 平成 5 年(1993) 3 月 5 日

(71)出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72)発明者 小川 佳彦

神奈川県横浜市磯子区新杉田町 8 番地 株  
式会社東芝横浜事業所内


(74)代理人 弁理士 則近 憲佑

(54)【発明の名称】 デジタル信号処理回路、フレーム間演算回路

(57)【要約】

【目的】テレビジョン信号の遅延に用いるメモリの記憶容量を削減する。

【構成】デジタルテレビジョン信号は入力端 3 1 を介してビット削減回路 3 2 へ供給される。この信号はビット削減回路 3 2 により最下位ビットが削減された後、フレームメモリ 3 3 で 1 フレーム期間遅延される。この遅延された信号と入力端 3 1 からの信号は加算器 3 4 により加算され係数器 3 5 へ出力される。係数器 3 5 は加算器 3 4 の出力を 1 / 2 倍して出力端 3 6 へ出力する。



## 【特許請求の範囲】

【請求項1】 量子化ビット数 $M$  ( $M>1$ ) のデジタル信号が入力される入力端と、  
前記デジタル信号の下位側に属する少なくとも1ビットを除いて所定の期間記憶する記憶手段と、  
前記デジタル信号と前記記憶手段の出力とを加算（または減算）する演算手段とを備えたことを特徴とするデジタル信号処理回路。

【請求項2】 テレビジョン信号が入力される入力端と、  
前記テレビジョン信号を量子化ビット数 $M$  ( $M>1$ ) でデジタル信号に変換し、デジタルテレビジョン信号を出力するA/D変換器と、  
前記デジタルテレビジョン信号の少なくとも下位側に属する1ビットを除いて所定の期間記憶する記憶手段と、  
前記デジタルテレビジョン信号と前記記憶手段の出力とを加算（または減算）する演算手段とを備えたことを特徴とするフレーム間演算回路。

【請求項3】 前記記憶手段は、最下位ビットのみを除いて所定の期間記憶することを特徴とする請求項2記載のフレーム間演算回路。

【請求項4】 前記記憶手段は、1水平走査期間または1フィールド期間の整数倍の期間記憶することを特徴とする請求項2または3記載のフレーム間演算回路。

## 【発明の詳細な説明】

【0001】

【産業上の利用分野】 この発明は、所定の期間遅延させたデジタル信号と遅延前のデジタル信号とを加減算するデジタル信号処理回路、フレーム間演算回路に関する。

【0002】

【従来の技術】 近年、テレビジョン信号をデジタル信号に変換してデジタル信号処理を行うテレビジョン受像機が開発されている。このようにテレビジョン信号をデジタル信号に変換してデジタル信号処理することにより、デジタルメモリを用いた3次元Y/C分離が行え、高精度のY/C分離特性を得ることが出来る。以下にこのような従来のデジタルY/C分離回路の例を、図2から図3を参照しながら説明する。

【0003】 図2は従来のデジタルY/C分離回路の構成を示す図である。図2において、復号テレビジョン信号は、入力端1を介してA/D変換器2へ供給される。A/D変換器2は、入力された復号テレビジョン信号をデジタル信号に変換し、フレーム間Y/C分離器3、フィールド内Y/C分離器4、動き検出器5および減算器7へ出力する。

【0004】 フレーム間Y/C分離器3は、内部に記憶していた1フレーム前の復号テレビジョン信号とフレーム加算することにより静画時に用いるY信号である静画Y信号を抽出し、混合器6へ出力する。フィールド内Y/C分離器4は、内部に記憶していた1ライン前後の復

号テレビジョン信号と加算することにより動画時に用いるY信号である動画Y信号を抽出し、混合器6へ出力する。動き検出器5は従来一般に行われている方法により、入力された復号テレビジョン信号の動きを検出し、この動きに応じた動き検出信号を混合器6へ出力する。

【0005】 混合器6は、入力された動画Y信号および静画Y信号を、動き検出信号に応じた比率で混合し、この混合したY信号は3次元Y/C分離したY信号として減算器7およびD/A変換器10へ出力する。この混合器6は復号テレビジョン信号の動きが大きいことを示すとき動画の比率を高くし、小さいことを示すとき静画の比率を高くする。

【0006】 減算器7は、デジタル化された復号テレビジョン信号から、混合器6の出力である3次元Y/C分離したY信号を減算し、3次元Y/C分離したC信号として色復調回路8へ出力する。色復調回路8は、入力されたC信号を復調しD/A変換器9へ出力する。D/A変換器9は、この復調されたC信号をアナログ信号へ変換し出力端11へ出力する。D/A変換器10は、混合器6の出力信号である3次元Y/C分離したY信号をアナログ信号へ変換し出力端12へ出力する。

【0007】 次に、図2のフレーム間Y/C分離器3について、図3を用いて更に詳細に説明する。図3において、A/D変換器2の出力は入力端21を介してフレームメモリ22および加算器23へ供給される。フレームメモリ22は1フレーム分のデジタル信号化された復号テレビジョン信号を記憶することができるメモリであり、入力された復号テレビジョン信号を1フレーム期間遅延させ加算器23へ出力する。加算器23は、入力端21から入力された現時点の復号テレビジョン信号と1フレーム期間前の復号テレビジョン信号であるフレームメモリ22の出力とを加算し、得られた2倍の大きさのY信号を係数器24へ出力する。係数器24は、加算器23から入力された2倍の大きさのY信号を1/2倍し、静画Y信号として出力端25を介して混合器6へ出力する。

【0008】 このフレームメモリ22の容量は、A/D変換器2から出力されるデジタル信号の量子化ビットが8ビットであるとき525ライン×910画素×8ビット=3,822,000ビットとなる。このように約4Mビットのメモリを必要とするので、回路規模が大きくなってしまいうという問題があった。

【0009】

【発明が解決しようとする課題】 このように従来の3次元Y/C分離回路においては、フレーム遅延信号を得る為に少なくとも約4Mビットのメモリを必要とし、回路規模が大きくなってしまいうという問題があった。この発明は上記のような従来技術の欠点を除去し、フレーム遅延信号を得るためのメモリを削減することを目的とするものである。

【0010】

【課題を解決するための手段】上記の目的を達成するために、この発明においては、量子化ビット数 $M$  ( $M > 1$ ) のデジタル信号が入力される入力端と、前記デジタル信号の下位側に属する少なくとも1ビットを除いて所定の期間記憶する記憶手段と、前記デジタル信号と前記記憶手段の出力とを加算（または減算）する演算手段とを備えたことを特徴とするデジタル信号処理回路を提供する。

【0011】また、テレビジョン信号が入力される入力端と、前記テレビジョン信号を量子化ビット数 $M$  ( $M > 1$ ) でデジタル信号に変換し、デジタルテレビジョン信号を出力するA/D変換器と、前記デジタルテレビジョン信号の少なくとも下位側に属する1ビットを除いて所定の期間記憶する記憶手段と、前記デジタルテレビジョン信号と前記記憶手段の出力とを加算（または減算）する演算手段とを備えたことを特徴とするフレーム間演算回路を提供する。また、前記記憶手段は、最下位ビットのみを除いて所定の期間記憶することを特徴とする前記フレーム間演算回路を提供する。また、前記記憶手段は、1水平走査期間または1フィールド期間の整数倍の期間記憶することを特徴とする前記フレーム間演算回路を提供する。

【0012】

【作用】このように構成されたものにおいては、入力端に量子化ビット数 $M$  ( $M > 1$ ) のデジタル信号が入力される。記憶手段は前記デジタル信号の少なくとも下位側に属する1ビットを除いて所定の期間記憶する。演算手段は入力端に供給されたデジタル信号と記憶手段の出力とを加算して出力するので、記憶手段の記憶容量を削減することができる。

【0013】このように構成されたものにおいては、入力端にテレビジョン信号が入力され、このテレビジョン信号はA/D変換器によりデジタルテレビジョン信号に変換される。このデジタルテレビジョン信号は記憶手段により少なくとも下位側に属する1ビットを除いて記憶される。この記憶手段の出力とA/D変換器の出力とは演算手段により加算または減算の演算が行われる。

【0014】

【実施例】以下、この発明の実施例について、図1および図2を参照して詳細に説明する。この実施例の3次元Y/C分離回路の構成は図2と同じである。

【0015】図1はこの発明の一実施例に係るデジタル信号処理回路を、図2のフレーム間Y/C分離回路3に用いた構成を示す図である。このデジタル変換された復号テレビジョン信号の量子化ビットは8ビットであるとして説明する。

【0016】図1において、デジタル信号に変換された復号テレビジョン信号は入力端31を介してビット削減回路32および加算器34へ供給される。ビット削減回

路32は、量子化ビット8ビットで量子化された信号の最下位ビットを削除し、上位7ビットをフレームメモリ33へ出力する。フレームメモリ33は、7ビットの復号テレビジョン信号を1フレーム期間遅延させ加算器34へ出力する。加算器34は、入力端31から入力された現時点の8ビットの復号テレビジョン信号と1フレーム期間前の上位7ビットの復号テレビジョン信号であるフレームメモリ33の出力とを対応するビットどうして加算し、得られた約2倍の大きさのY信号を係数器35へ出力する。係数器35は、加算器34から入力された約2倍の大きさのY信号を1/2倍し、静画Y信号として出力端36を介して混合器6へ出力する。

【0017】この実施例のフレームメモリ33の出力は最下位ビットが削減されているので、最大で最下位ビットの分だけの誤差が生じている。しかし、フレーム加算は最下位ビットを含む8ビットと加算を行っているので、その誤差は最下位ビットの半分の誤差となる。この程度の誤差ならば画質にほとんど影響がないので問題ない。

【0018】このフレームメモリ33の容量は、ビット削減回路32から出力されるビットが上位7ビットであるので、 $525 \text{ライン} \times 910 \text{画素} \times 7 \text{ビット} = 3,344,250 \text{ビット}$ となり、7/8に削減することができる。これにより画質の劣化無くメモリの回路規模を小さくすることが出来る。

【0019】また、この実施例ではビット削減回路32は最下位ビットのみ削減したが、少し画質が劣化してもよいのなら最下位ビットだけでなく最下位ビットおよびこの1つ上位のビットの両方を削減しても良いし、更に削減しても良い。

【0020】また、この実施例ではフレーム間Y/C分離器3へ適用したが、フィールド内Y/C分離器4内の1ライン前後の復号テレビジョン信号を記憶しておくメモリへ適用しても良い。また、この実施例ではY/C分離器に用いたが、フレーム間等所定の期間遅延させた信号との加減算を行うノイズ除去器に用いてもよい。

【0021】

【発明の効果】この発明によれば、デジタル信号の下位ビットを削除したデジタル信号をメモリしているので、遅延に用いるメモリの容量を削減することができる。

【図面の簡単な説明】

【図1】この発明に係るデジタル信号処理回路の一実施例の構成を示す図である。

【図2】従来およびこの発明に係るデジタルY/C分離回路の構成を示す図である。

【図3】従来のフレーム間Y/C分離器の構成を示す図である。


【符号の説明】

31…入力端、32…ビット削減回路、33…フレームメモリ、34…加算器、35…係数器、36…出力端。


(4)

特開平6-261337

【図1】



【図3】



【図2】

